



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)



APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/748,551	12/30/2003	Joseph B. Rowlands	BP1735CON	8455
34399	7590	05/18/2006	EXAMINER	
GARLICK HARRISON & MARKISON LLP			LI, ZHUO H	
P.O. BOX 160727			ART UNIT	PAPER NUMBER
AUSTIN, TX 78716-0727			2185	

DATE MAILED: 05/18/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>	
	10/748,551	ROWLANDS ET AL.	
	<b>Examiner</b>	<b>Art Unit</b>	
	Zhuo H. Li	2185	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) Responsive to communication(s) filed on 27 February 2006.
- 2a) This action is **FINAL**.                            2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) Claim(s) 19-36 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) Claim(s) \_\_\_\_\_ is/are allowed.
- 6) Claim(s) 19-36 is/are rejected.
- 7) Claim(s) \_\_\_\_\_ is/are objected to.
- 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on \_\_\_\_\_ is/are: a) accepted or b) objected to by the Examiner.  
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) All    b) Some \* c) None of:
  1. Certified copies of the priority documents have been received.
  2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- 1) Notice of References Cited (PTO-892)
- 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
 Paper No(s)/Mail Date 7/26/2004.
- 4) Interview Summary (PTO-413)  
 Paper No(s)/Mail Date. \_\_\_\_\_.
- 5) Notice of Informal Patent Application (PTO-152)
- 6) Other: \_\_\_\_\_.

## **DETAILED ACTION**

### ***Response to Amendment***

1. This Office action is in response to the amendment filed 2/27/2006.

### ***Information Disclosure Statement***

2. The Information Disclosure Statement filed on 07/26/2004 has been considered.

### ***Claim Rejections - 35 USC § 103***

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

4. Claims 19-27 are rejected under 35 U.S.C. 103(a) as being unpatentable over Guddat et al. (US PAT. 6,185,703 hereinafter Guddat) in view of Cho (US PAT. 6,240,532).

Regarding claim 19, Guddat discloses a method for direct access test of embedded memory comprising the steps of decoding a transaction address as within a direct access address space to a differentiate a direct transaction from a memory transaction (col. 7 lines 38-48), asserting a direct access signal in response to the decoding of the direct access transaction (col. 7 line 49 through col. 8 line 5), and performing a direct access transaction of a cache when the direct signal is asserted to directly select a cache entry for the transaction (col. 8 line 6 through col. 9 line 51). Guddat differs from the claimed invention in not specifically teaching the direct access transaction overriding a hit or miss protocol used with the cache when memory transactions are to be perform and performing a test by using the selected entry accessed by the direct access transaction. However, Cho teaches a method to test a cache via cache logic (42, figure 4) in the cache system comprising the steps of performing a direct transaction overriding a hit or miss protocol used with the cache when memory transactions are to be performed (col. 4 lines 49-52, col. 5 lines 33-41 and col. 6 lines 33-43), and performing a test by using the selected entry accessed by the direct access transaction (col. 5 line 62 through col. 6 line 15) in order to improve functional testing of the cache by allowing the CPU to artificially gain access to the cache locations during programmed testing without requiring the correct tag to be stored and without access main memory. Therefore, it would have be obvious to one skill in the art at the time the invention was made to modify Guddat in having the direct access transaction overriding a hit or miss protocol used with the cache when memory transactions are to be perform and

performing a test by using the selected entry accessed by the direct access transaction, as per teaching of Cho, in order to improve functional testing of the cache.

Regarding claim 20, Cho discloses the performing the direct access transaction including selecting a particular way for a next eviction and the performing a selected memory transaction which results in a cache miss evicting an entry from the particular way (figure 5, steps 62-67 and col. 5 lines 62-67).

Regarding claims 21 and 23, Cho discloses the performing the test including performing a read memory transaction, in which data from memory is cache into the entry of the particular way and performing a write transaction, in which data to be stored in memory is cached into the entry of the selected way (figure 5, col. 5 lines 42-67 and col. 6 lines 43-48).

Regarding claim 22 and 24, Cho discloses performing a second direct access transaction to access the entry of the particular way and comparing the cached data to the data in memory or originally selected to be written (col. 5 line 62 through col. 6 line 15 and col. 6 lines 53-59).

Regarding claim 25, Cho discloses the performing the test including performing a memory transaction of test data, i.e., read transaction, that results in a miss in the cache and in which the miss causes an eviction, i.e., replacement, and caches the test data into the entry of the particular way, i.e., L set location (figure 5 and col. 5 line 42 through col. 6 line 15).

Regarding claim 26, Cho discloses performing a second direct access transaction, i.e., read transaction, from the tag RAM to access the entry of the particular way and comparing the cached data to the data for error (col. 5 line 42 through col. 6 line 15 and col. 6 lines 53-59).

Regarding claim 27, Cho discloses reading a tag of the selected entry with a tag stored in a tag register to compare the two tags for error (col. 5 line 42 through col. 6 line 15).

5. Claims 28-36 are rejected under 35 U.S.C. 103(a) as being unpatentable over Guddat et al. (US PAT. 6,185,703 hereinafter Guddat) in view of Cho (US PAT. 6,240,532) and Vanka et al. (US PAT. 5,479,636 hereinafter Vanka).

Regarding claim 28, Guddat discloses a method for direct access test of embedded memory comprising the steps of decoding a transaction address as within a direct access address space to a differentiate a direct transaction from a memory transaction (col. 7 lines 38-48), asserting a direct access signal in response to the decoding of the direct access transaction (col. 7 line 49 through col. 8 line 5), and performing a direct access transaction of a cache when the direct signal is asserted to directly select a cache entry for the transaction (col. 8 line 6 through col. 9 line 51). Guddat differs from the claimed invention in not specifically teaching the direct access transaction overriding a hit or miss protocol used with the cache when memory transactions are to be perform and performing a test by using the selected entry accessed by the direct access transaction. However, Cho teaches a method to test a cache via cache logic (42, figure 4) in the cache system comprising the steps of performing a direct transaction overriding a hit or miss protocol used with the cache when memory transactions are to be performed (col. 4 lines 49-52, col. 5 lines 33-41 and col. 6 lines 33-43), and performing a test by using the selected entry accessed by the direct access transaction (col. 5 line 62 through col. 6 line 15) in order to improve functional testing of the cache by allowing the CPU to artificially gain access to the cache locations during programmed testing without requiring the correct tag to be stored and without access main memory. Therefore, it would have be obvious to one skill in the art at the time the invention was made to modify Guddat in having the direct access transaction overriding

a hit or miss protocol used with the cache when memory transactions are to be performed and performing a test by using the selected entry accessed by the direct access transaction, as per teaching of Cho, in order to improve functional testing of the cache. Furthermore, neither Guddat nor Cho specifically teaches the direct access transaction setting an indication that the selected entry is invalid and performing a memory transaction to generate a cache miss to have a predetermined data written into the selected entry by eviction of invalid data to store predetermined data as reset data for the selected entry. However, Vanka teaches the computer system (figure 1) comprising a CPU (10, figure 1) initial a memory transaction to cache memory (30, figure 1) via the cache and memory controller (20, figure 1), and when the memory transaction is missed, i.e., invalid entry in the cache, the cache and memory controller simultaneously initiates a writing operation to write the invalid entry out to the write buffer (50, figure 1), i.e., eviction of invalid data, and a reading operation to load the updated entry from the lower level memory into the cache and CPU (col. 6 line 28 through col. 7 line 16), i.e., store predetermined data as reset data for the selected entry. Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to modify the combination of Guddat and Cho in having a steps of setting an indication that the selected entry is invalid, and performing a memory transaction to generate a cache miss and to have a predetermined data written into the selected entry by eviction of invalid data to store predetermined data as reset data for the selected entry, as per teaching by the computer system of Vanka, because it minimizes the stalling of the CPU (col. 8 lines 52-56), prevents improperly overwrite portions of the old line in cache before the old line could be saved (col. 7 lines 36-37), and provides the maximum

extend possible which valuable processor cycles are not wasted waiting for the new cache line (col. 8 lines 14-17).

Regarding claim 29, Cho discloses a method wherein the performing the direct access transaction includes selecting a selected index, i.e., tag entry in Tag RAM cache, and way, i.e., L way, of a cache line for eviction, i.e., replacement (col. 5 line 62 through col. 6 line 15).

Regarding claim 30, Cho discloses the method wherein the performing the direct access and the performing the memory transaction are repeated for entries of the cache to stored respective predetermined data in the cache to reset the cache to a known state, i.e., when the force hit signal is turned off, a read transaction is performed to read the Tag RAM to determine the data previously stored is correct or not when the force hit signal was on (col. 5 lines 62-67), and if incurred is occurred, replacement is performed (col. 6 lines 1-15 and lines 52-59).

Regarding claim 31, Guddat discloses a method for direct access test of embedded memory comprising the steps of decoding a transaction address as within a direct access address space to a differentiate a direct transaction from a memory transaction (col. 7 lines 38-48), asserting a direct access signal in response to the decoding of the direct access transaction (col. 7 line 49 through col. 8 line 5), and performing a direct access transaction of a cache when the direct signal is asserted to directly select a cache entry for the transaction (col. 8 line 6 through col. 9 line 51). Guddat differs from the claimed invention in not specifically teaching the direct access transaction overriding a hit or miss protocol used with the cache when memory transactions are to be performed and performing a test by using the selected entry accessed by the direct access transaction. However, Cho teaches a method to test a cache via cache logic (42, figure 4) in the cache system comprising the steps of performing a direct transaction overriding a

hit or miss protocol used with the cache when memory transactions are to be performed (col. 4 lines 49-52, col. 5 lines 33-41 and col. 6 lines 33-43), and performing a test by using the selected entry accessed by the direct access transaction (col. 5 line 62 through col. 6 line 15) in order to improve functional testing of the cache by allowing the CPU to artificially gain access to the cache locations during programmed testing without requiring the correct tag to be stored and without access main memory. Therefore, it would have been obvious to one skilled in the art at the time the invention was made to modify Guddat in having the direct access transaction overriding a hit or miss protocol used with the cache when memory transactions are to be performed and performing a test by using the selected entry accessed by the direct access transaction, as per teaching of Cho, in order to improve functional testing of the cache. Furthermore, the combination of Guddat and Cho differs from the claimed invention in not specifically teaching the direct access transaction comprising initializing a replacement procedure that is used for cache misses, and performing subsequent memory transactions, in which way replacement is synchronized to commence from a known initialized way. However, Vanka teaches the computer system (figure 1) comprising a CPU (10, figure 1) initiating a memory transaction to cache memory (30, figure 1) via the cache and memory controller (20, figure 1), and when the memory transaction is missed, i.e., invalid entry in the cache, the cache and memory controller simultaneously initiates a writing operation to write the invalid entry out to the write buffer (50, figure 1), i.e., eviction of invalid data, and a reading operation to load the updated entry from the lower level memory into the cache and CPU, i.e., way replacement operation (col. 6 line 28 through col. 7 line 16), in addition, Vanka teaches an subsequent access is able to generate by the CPU after the replacement operation is completed, and the updated entry is written into the cache

memory (col. 8 line 57 through col. 9 line 2). Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to modify the combination of Guddet and Cho in having steps of comprising initialize a replacement procedure that is used for cache misses, and performing subsequent memory transactions, in which way replacement is synchronized to commence from a known initialized way, as per teaching by the computer system of Vanka, because it minimizes the stalling of the CPU (col. 8 lines 52-56), prevents improperly overwrite portions of the old line in cache before the old line could be saved (col. 7 lines 36-37), and provides the maximum extend possible which valuable processor cycles are not wasted waiting for the new cache line (col. 8 lines 14-17).

Regarding claim 32, Cho discloses the method further comprising writing test data into cache starting from the known initialized way, i.e., directly write data into the data RAM cache with force hit signal (col. 5 lines 30-61 and figure 5).

Regarding claim 33, the limitations of the claim are rejected as the same reasons set forth in claim 28.

Regarding claim 34, Cho discloses the method wherein the performing the direct access transaction selects an index, i.e., tag and way of the cache and the performing the memory transaction flushes a cache line identified by the memory transaction to memory, i.e., incorrect/dirty data write back to the main memory (col. 6 lines 1-6 and lines 49-59).

Regarding claims 35-36, Cho discloses the method wherein the cache entry is set for eviction by setting the entry as invalid, i.e., via the validity bit and/or dirty bit in the tag RAM cache in the Tag RAM miss test (figure 5), the cache entry is set for flushing by setting the entry

as dirty, i.e., incorrect/dirty data write back to the main memory (col. 5 line 30 through col. 6 line 59).

***Response to Arguments***

6. Applicant's arguments with respect to claims 1-36 have been considered but are moot in view of the new ground(s) of rejection.

***Conclusion***

7. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Zahir et al. (US PAT. 6,766,419) discloses optimization of cache evictions through software hints (abstract). Mobley et al. (US PAT. 6,446,241) discloses a method for testing cache (abstract).

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Zhuo H. Li whose telephone number is 571-272-4183. The examiner can normally be reached on Tues - Fri 9:00am - 6:30pm and alternate Monday..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Kim can be reached on 571-272-4182. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Zhuo H. Li



Patent Examiner  
May 9, 2006



MATTHEW KIM  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2100